

330S-14&15 for Lenovo





TABLE OF CONTENTS

01 -- COVER PAGE	31 -- NA	61--PWR-DDR
02 -- TABLE OF CONTENTS	32 -- NA	62--PWR-+V2P5U_VPP
03--SKL-U(1/12)DDI,MISC,XDP,EDP	33 -- NA	63--PWR-+1.0V_PRIM
04--SKL-U(2/12)DDR4	34 -- NC_HDMI LEVEL SHIFTERS	64--PWR-NA
05--SKL-U(3/12)SPI,ESPI,SMB,LPC	35 -- NC_HDMI CONNECTOR	65--PWR-+1.8V_PRIM
06--SKL-U(4/12)HDA,EMMC,SD	36 -- DISPLAY	66--PWR-CPU VR IC
07--SKL-U(5/12)CLK,GPIO	37 -- TOUCH PANEL AND DOCK	67--PWR-VCC_CORE/GT/SA
08--SKL-U(6/12)GPIO	38 -- SENSORS & LID	68--PWR-Block Diagram
09--SKL-U(7/12)PCIE,USB,SATA	39 -- FRONT AND REAR CAMERA CON	69--PWR_Change list
10--SKL-U(8/12)Power	40 -- CAMERA DISCRETE CONTROLL	
11--SKL-U(9/12)Power	41 -- TPM	
12--SKL-U(10/12)Power,SVID	42 -- USB3.0 CONN	
13--SKL-U(11/12)GND	43 -- WLAN WIFI BT MODULE	
14--SKL-U(12/12)RSVD	44 -- WWAN MODULE	
15--SOC (DECOUPLING)	45 -- MICRO SIM	
16--NA	46 -- AUDIO CODEC	
17--NA	47 -- AUDIO-MIC AND SPKRS	
18--NA	48 -- IO board CONN	
19--DDR4_CHA	49 -- DC JACK	
20--DDR4_CHB SODIMM	50 -- EMBEDDED CONTROLLER	
21--DDR4_Decoupling	51 -- BUTTON & LED	
22--NA	52 -- TYPE-C MULTIPLEXER	
23--RF / EMC Solution	53 -- TYPE-C PD CONTROLLER	
24 -- SYSTEM FLASH	54 -- NC_TYPE-C BOOST VR	
25 -- NC EMMC	55 -- TYPE-C CONNECTOR	
26 -- PCIE SSD MODULE	56 -- UART CONN & HOLE & CLIP	
27 -- NC_MICRO-SD CARD	57 -- HW Change list	
28 -- NC_SD CARD POWER	58--PWR_DCIN/BATT CONN	
29 -- CPU THERMAL SENSOR	59--PWR_CHARGER(OZ8690)	
30 -- FAN conn	60--PWR-+V5P0A / +V3P3A	


INTERNAL ONLY

BPAGE DRAWING


shy_x_mrd -
Wed Jun 03 11:22:42 2015

		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: TABLE OF CONTENTS	Rev	
Custom		V01	
Date:	Tuesday, September 26, 2017	Sheet	2 of 81


DDPB_CTRLDATA / GPP_E19	Display Port B Detected	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. 0 = Port B is not detected. (Default) 1 = Port B is detected. Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. This signal is in the primary well.
DDPC_CTRLDATA / GPP_E21	Display Port C Detected	Rising edge of PCH_PWROK	This signal has a weak internal pull-down. 0 = Port C is not detected. (Default) 1 = Port C is detected. Notes: 1. The internal pull-down is disabled after PLTRST# de-asserts. 2. This signal is in the primary well.



+V3P3A (4,5,6,7,8,9,10,11,20,24,26,27,29,35,42,50,51,55,56,60,62,65,66,68,69)
+1.0VS_VCCIO (10,14)
+1.0VS_VCCSTG (10,12)
+1.0V_VCCST (7,10,12,14,66)




To Enable ME Override

(50) ME_Flash_EN  R9848 R0402_N 5% I STRAP_HDA_SDO_SOC


Difference with armour
Add EC to enable ME override

5/23 R9848 install.BIOS request





Note: RESET# is not required for the ALC3240.

HDA for AUDIO



+V3P3A (3,4,5,7,8,9,10,11,20,24,26,27,29,35,42,50,51,55,56,60,62,65,66,68,69)


+V3P3SX (5,7,8,9,10,20,25,26,27,28,30,35,36,43,46,50,52)



5/10 Del TP1055,TP1056,TP1057,TP1058,TP1059,TP1060,TP1061,TP1017,
MIPI differential don't test point

HDA_SDO/ I2S_TXD0	Flash Descriptor Security Override	Rising edge of PCH_PWROK	<p>This signal has a weak internal pull-down.</p> <p>0 = Enable security measures defined in the Flash Descriptor. (Default)</p> <p>1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external pull-up in manufacturing/debug environments ONLY.</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after PLTRST# de-asserts.Asserting HDA_SDO high on the rising edge of PCH_PWROK will also halt Intel Management Engine after Chipset bring up and disable runtime Intel ME features. This is a debug mode and must not be asserted after manufacturing/debug.This signal is in the primary well.
SPKR / GPP_B14	Top Swap Override	Rising edge of PCH_PWROK	<p>The signal has a weak internal pull-down.</p> <p>0 = Disable "Top Swap" mode. (Default)</p> <p>1 = Enable "Top Swap" mode. This inverts an address on access to SPI and firmware hub, so the processor believes it fetches the alternate boot block instead of the original boot-block. PCH will invert A16 (default) for cycles going to the upper two 64-KB blocks in the FWIT or the appropriate address lines (A16, A17, or A18) as selected in Top Swap Block size soft strap.</p> <p>Notes:</p> <ol style="list-style-type: none">The internal pull-down is disabled after PLTRST# de-asserts.Software will not be able to clear the Top Swap bit until the system is rebooted.The status of this strap is readable using the Top Swap bit (Bus0, Device31, Function0, offset DCH, bit4).This signal is in the primary well.

Difference with armour
Add 0ohm NI



Memory Detection


	Samsung_4GB	Micron_4GB	Hynix_4GB	Samsung_8GB	Micron_8GB	Hynix_8GB	Samsung_16GB	Micron_16GB
MEM_DEC0	0	1	0	1	0	1	0	1
MEM_DEC1	0	0	1	1	0	0	1	1
MEM_DEC2	0	0	0	0	1	1	1	1

Default

GSP10_MOSI / GPP_B18	No Reboot	Rising edge of PCH_PWRKOK	<p>The signal has a weak internal pull-down. 0 = Disable "No Reboot" mode. (Default) 1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PLTRST# de-asserts. This signal is in the primary well.
GSP11_MOSI / GPP_B22	Boot BIOS Strap Bit BBS	Rising edge of PCH_PWRKOK	<p>This Signal has a weak internal pull-down.</p> <p>This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Bus0, Device31, Function0, offset BCh, bit 6).</p> <p>Bit 6 Boot BIOS Destination</p> <p>0 SPI (Default)</p> <p>1 LPC</p> <p>Notes:</p> <ol style="list-style-type: none"> The internal pull-down is disabled after PLTRST# de-asserts. If option 1 (LPC) is selected, BIOS may still be placed on LPC, but all platforms are required to have SPI flash connected directly to the PCH's SPI bus with a valid descriptor in order to boot. Boot BIOS Destination select to LPC by functional strap or using Boot BIOS Destination bit will not affect SPI accesses initiated by Intel ME or Integrated GBE LAN. This signal is in the primary well.

Keyparts	Character	Supplier	Description	3NOD PN	Lenovo P/N
Lenovo B/S part sourcing plan					
CPU	Intel® 6th Gen Core™	Intel	i3-6100U 2.3G/2C/3M (CPU 7.5w BGA1356 2 Skylake-U, 6th Gen Intel Core I i3-6100U 2.3G/2C/3M intel)	457100266700	SSA0K07374
		Intel	i5-6200U 2.3G/2C/3M (CPU 7.5w BGA1356 2 Skylake-U, 6th Gen Intel Core I i5-6200U 2.3G/2C/3M intel)	457100266800	SSA0K07375
		Intel	i7-6500U 2.5G/2C/4M (CPU 7.5w BGA1356 2 Skylake-U, 6th Gen Intel Core I i7-6500U 2.5G/2C/4M intel)	457100266900	SSA0K07377
DRAM	4Gbx16 DDR4 2400 SDRAM (单颗容量 0.5GB)	Samsung	K4A4G165WE-BCRC (MEMORY DDR4-2400 256Mx16 96FBGA K4A4G165WE-BCRC Samsung SM30L08878)	403670650600	SM30L08878
		Micron(Elpida)	MT40A256M16GE-083E B		SM30L08871
		Hynix	H5AN4G6NAFR-UHC (MEMORY DDR4 2400 256M x 16 96ball FBGA H5AN4G6NAFR-UHC Hynix SM30L08876)	403670650800	SM30L08876
	8Gbx16 DDR4 2400 SDRAM (单颗容量 1GB)	Samsung	K4A8G165WB-BCRC (MEMORY DDR4-2400 512Mx16 96FBGA K4A8G165WB-BCRC Samsung SM30L08874)	403670650700	SM30L08874
		Micron(Elpida)	MT40A512M16JY-083E B	403670650900	SM30L08877
		Hynix	H5AN8G6NAFR-UHC (MEMORY DDR4 2400 512M*16 96FBGA MT40A512M16JY-083E B Micron SM30L08877)		SM30L08875

3nod 三诺		Project:	330S-14&15
		Engineer:	Luffy
Size	Title: KBL-U(6/12)GPIO	Rev	V01
Custom			
Date:	Tuesday, September 26, 2017	Sheet	8 of 81



High Speed I/O (HSIO) Lane Multiplexing in SKL U










Table 1-3. PCH HSIO Detail		SKU	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Base-U	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe*	PCIe	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	SATA	SATA	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe	PCIe
Premium-U	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe*	PCIe*	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN
Premium-Y	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe*	PCIe*	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	N/A	N/A	N/A



GPIO	DEVICE CONTROL
USB_OC0#	Type C
USB_OC1#	USB2 Port 2
USB_OC2#	NA
USB_OC3#	WWAN_PWR_ON
DEVSLP0	NA
DEVSLP1	NA
DEVSLP2	NGFF SSD KEY M
SATA_GP0	NA
SATA_GP1	NA
SATA_GP2	SSD_SATA_PCIE_DET_N








20170718
yanzw
genhuan







+1.0V_PRIM to +1.0VS_VCCSTG / +1.0VS_VCCIO



+1.0V_PRIM to +1.0V_VCCSTU




Project: 330S-14415	
Engineer: Luffy	
Size	Rev
Title: KBL-U(8/12)Power	V01
Date: Tuesday, September 26, 2017	Sheet 10 of 81




For CPU2+3e SKU

SVID ALERT




SVID DATA



+VCC_CORE (15,23,67)
+1.0VS_VCCSTG (3,10)
+VCC_GT (15,67)
+1.0V_VCCST (3,7,10,14,66)

Trace Length < 25 mils

Trace Length < 25 mils







Package Sensing Recommendations

Power Rail Sense Line	R1, R2	Trace Impedance	Trace Length Match
Vcc Sense / Vss Sense	100Ω	50Ω	<25 mils
VccGT Sense / VssGT Sense			
VccGTx Sense / VssGTx Sense			
VccSA Sense / VssSA Sense			
VccIO Sense / VssIO Sense[1]		NA	

Note: [1] Does not apply when rails are merged.


		Project: 330S-14&15
		Engineer: Luffy
Size	Title: KBL-U(10/12)Power,SVID	Rev
Custom		V01
Date: Tuesday, September 26, 2017	Sheet 12 of 81	






12/30 check PDG
& 220uF pull power side

+VCC_CORE
47uF x8 change 47uF x4
22uF x9 cgange 22uF x17
10uF x15
1uF x35



12/30 check PDG
& 220uF pull power side

+VCC_GT
47uF x3 change 47uF x0
22uF x7 cgange 22uF x13
10uF x12
1uF x14




12/30 check PDG


+VCC_SA
47uF x2
10uF x13
1uF x7







		Project:	330S-14415
		Engineer:	Luffy
Size	Title	Rev	
C	SOC (DECOUPLING)	V01	
Date:	Wednesday, September 27, 2011	Sheet	15 of 81




		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: NA	Rev	
B		V01	
Date:	Tuesday, September 26, 2017	Sheet	16 of 81




 3nod三诺		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: NA		Rev
Custom			V01
Date: Tuesday, September 26, 2017		Sheet 18 of 81	


```
CHANNEL-1:
SA0:0
SA1:1
SA2:0
```








1uF:4 as near each x16
DRAM device as
possible




10uF:Distributed around
the DRAM devices



1uF:2 as near each x20
DRAM device as
possible




1uF:2 as near each x16
DRAM device as
possible



10uF:Distributed around
the DRAM devices



10uF:Distributed around
the DRAM devices




3/31 add CAPs

+V1P2U_VDDQ
+V2P5U_VPP
+V0.6S_VTT

+V1P2U_VDDQ (4,10,19,20,61,68)
+V2P5U_VPP (19,20,62)
+V0.6S_VTT (19,20,61)


Project: 330S-14&15		Rev	
Engineer: Luffy		V01	
Title: DDR4 Decoupling		Date: Tuesday, September 26, 2017	
Sheet 21 of 81			




 3nod三诺		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: NA		Rev
Custom			V01
Date: Tuesday, September 26, 2017		Sheet 22 of 81	


RF Solution


Cross Moat Cap.



EMC Solution



		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: RF / EMC Solution		Rev
Custom			V01
Date:	Tuesday, September 26, 2017	Sheet	23 of 81



PARAMETER	SYMBOL	CONDITIONS	SPEC		UNIT
			MIN	MAX	
Supply Voltage ⁽¹⁾	VCC	F _r = 104MHz, F _r = 80MHz,	3.0 2.7	3.6 3.0	V

U3002	W25Q64JVSSIQ	SOIC8_1P27PH_208_H2P0
1	/CS	VCC
2	DO(I/O1)	/HOLD(I/O3)
3	/WP(I/O2)	CLK
4	GND	DI(I/O0)

C3058	0.1uF 10V 10%	XSR
1		

Difference with ARMOUR
Series-resistor OR
change to 33R

4/5 Remove BIOS Socket

ROM Socket

2/24 SIV:Delet ROM Socket @U3002


+V3P3A (3,4,5,6,7,8,9,10,11,20,26,27,29,35,42,50,51,55,56,60,62,65,66,68,69)

INTERNAL ONLY

BPAGE DRAWING

sly_y_msd.GND
Wed Jun 03 11:22:52 2015


		Project:	330S-14&15
		Engineer:	Luffy
Size	Title: SYSTEM FLASH		Rev
Custom			V01
Date:	Tuesday, September 26, 2017	Sheet	24 of 81




INTERNAL ONLY

BPAGE DRAWING


sky_y_mrd.GND
Wed Jun 03 11:22:52 2015

		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: HDD	Rev	
Custom			V01
Date:	Tuesday, September 26, 2017	Sheet	25 of 81

M.2 SSD Module
1. 4A @ADATA 128GB SSD
2. 6A @ADATA 256GB SSD



Change SH4200 0805 shunt to resistor



PCIE12 RX
follow intel CRB

Difference with armour
SSD interface SATA change to PCIE
If install SATA CARD,R4200,R4201 need install 0.01uF
C0606,C0607 need install 0.01uF

NGFF SSD module interface	PCIE	SATA
Reference	R4200,R4201 install 0ohm C0606,C0607 install 0.22uF	R4200,R4201 install 0.01uF C0606,C0607 install 0.01uF
Detect pin	R1050 install 10Kohm R1087 uninstall 100Kohm	R1050 uninstall 10Kohm R1087 install 100Kohm

Default

3/16 Add SSD(PCIE or SATA) BOM option table

Co-lay PCIE12 RX,reserved R4202,R4203
please close to R4200,R4201

+V3P3SX +V3P3SX (5,6,7,8,9,10,20,25,27,28,30,35,36,43,46,50,52)




INTERNAL ONLY


BPAGE DRAWING

shy_x_mrd +V3P3.26
Wed Jun 03 11:22:52 2015

20170718
yanzw
genhuan

3nod 三诺		Project: 330S-14&15
Size		Engineer: Luffy
Custom	Title: PCIE SSD MODULE	Rev V01
Date: Tuesday, September 26, 2017	Sheet 26	of 81



		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: IO CONNECTOR	Rev	
Custom		V01	
Date:	Tuesday, September 26, 2017	Sheet	27 of 81

D

D

C


C

B

B

A

A





INTERNAL ONLY

BPAGE DRAWING

sky_y_mrd.GND
Wed Jun 03 11:22:53 2015



		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: FINGER PRINT		Rev
Custom			V01
Date:	Tuesday, September 26, 2017	Sheet 28 of 81	

GPU THERMAL SENSOR



1/4 Add connect to SOC & EC

CPU THERMAL SENSOR



CHARGE THERMAL SENSOR





Table 10. Remote temperature THERM limit


The default value is trapping after power up 100ms by different pull-up resistors of THERM and ALERT pin:


TEMPERATURE (°C)		THERM					
ALERT#	2KΩ	7.5KΩ	10.5KΩ	14KΩ	18.7KΩ		
	77	87	97	107	117		
	79	89	99	109	119		
	81	91	101	111	121		
	83	93	103	113	123		
	85	95	105	115	125		



+V3P3A (3,4,5,6,7,8,9,10,11,20,24,26,27,35,42,50,51,55,56,60,62,65,66,68,69)

3nod 三诺		Project: 330S-14&15	
Size		Engineer: Luffy	
Title: CPU THERMAL SENSOR		Rev V01	
Date: Tuesday, September 26, 2017		Sheet 29 of 81	



 3nod 三諾		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: FAN conn		Rev
Custom			V01
Date:	Tuesday, September 26, 2017	Sheet	30 of 81

<XR_PAGE_TITLE>		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8	7	6	5	4	3	2	1		

INTERNAL ONLY

BPAGE DRAWING

sky_x_rnd +V3P3.32
Wed Jun 03 11:22:55 2015

3nod三诺

Size

Custom

Title:NA

Date:Tuesday, September 26, 2017

Rev

V01

Project: 330S-14&15


Engineer: Luffy

Sheet 32 of 81

INTERNAL ONLY

BPAGE DRAWING

sky_y_mrd +V3P3.32
Wed Jun 03 11:22:55 2015

		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: NA		Rev
Custom			V01
Date:	Tuesday, September 26, 2017	Sheet 32 of 81	

<XR_PAGE_TITLE>		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8	7	6	5	4	3	2	1		

INTERNAL ONLY

BPAGE DRAWING

3nod三诺

Size

Custom

Title:NA

Date:Tuesday, September 26, 2017

Rev

V01

Project: 330S-14&15


Engineer: Luffy

Sheet 33 of 81

INTERNAL ONLY

BPAGE DRAWING

slky_y_mmd -V1P0.33
Wed Jun 03 11:22:55 2015

		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: NA		Rev
Custom			V01
Date: Tuesday, September 26, 2017		Sheet 33	of 81

<XR_PAGE_TITLE>		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8	7	6	5	4	3	2	1		

3nod三诺

Size

Custom

Title:NA

Date:Tuesday, September 26, 2017

Project:330S-14&15

Engineer:Luffy

Rev

V01

Sheet34

of81

Wed Jun 03 11:22:56 2015

Wed Jun 03 11:22:56 2015



Project: 330S-14&15

Engineer: Luffy

Size Title: NA

Custom


Rev

V01

Date: Tuesday, September 26, 2017 Sheet 34 of 81

HDMI Connector


for EMI Co-lay



INTERNAL ONLY

BPAGE DRAWING

sky_3_mrd.GND
Wed Jun 03 11:22:56 2015



PLACE CLOSE TO J_HDMI


3nod 三诺		Project:	330S-14&15
		Engineer:	Luffy
Size	Title: HDMI CONNECTOR	Rev	
Custom		V01	
Date:	Tuesday, September 26, 2017	Sheet	35 of 81

3/22 FB8200 0603 Bead change to JP8200 JUMP 43X79

BL_PWR	LED Power Supply,6V-8.4V
--------	--------------------------

Change the SH8200 SH8201 0402
shunt to resistor

10	Backlight power consumption	3.94W
11	Panel power consumption	1.03W




CIS ok

$$6.5V \times [80.6/(220+80.6)] = 1.743V \quad V_{GS} = -4.5V$$

$$1.743V - 6.5V = -4.757V$$

3/23 Add




+VSYS (59,60,61,63,67,69,71)
+V3P3SX (5,6,7,8,9,10,20,25,26,27,28,30,35,43,46,50,52)

<XR_PAGEgTITLE>								7	6	5	4	3	2	1
D														D
C														C
B														B
A														A
8	7	6	5	4	3	2	1							

BPAGE DRAWING

apl_11.GND
Fri May 27 08:47:32 2016

		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: USB2.0		Rev
Custom			V01
Date:	Tuesday, September 26, 2017	Sheet	37 of 81

Sensors

D

D

C

C


B


B

A

A


+V3.3AL    +V3.3AL (11,42,50,51,58,60)

		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: LID		Rev
Custom			V01
Date:	Tuesday, September 26, 2017	Sheet 38 of 81	

		Project:	330S-14&15
		Engineer:	Luffy
Size	Title: NA		Rev
Custom			V01
Date:	Tuesday, September 26, 2017 Sheet 39 of 81		

<XPL_PAGE_TITLE>		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8	7	6	5	4	3	2	1		

Wed Jun 03 11:22:59 2015

		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: NA		Rev
Custom			V01
Date:	Tuesday, September 26, 2017		Sheet 40 of 81

<XR_PAGE_TITLE>		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8	7	6	5	4	3	2	1		

INTERNAL ONLY

BPAGE DRAWING

3nod三诺

Project: 330S-14&15

Engineer: Luffy

Size: Custom

Title: NA

Rev: V01


Date: Tuesday, September 26, 2017

Sheet 41 of 81


INTERNAL ONLY

BPAGE DRAWING

sky_y_md-112P3-41
Wed Jun 03 11:22:59 2015

		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: NA		Rev
Custom			V01
Date: Tuesday, September 26, 2017		Sheet 41 of	81

<XREF_PAGE_TITLE>		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8	7	6	5	4	3	2	1		

		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: NA	Rev	
Custom		V01	
Date:	Tuesday, September 26, 2017	Sheet	44 of 81

<XR_PAGE_TITLE>		7	6	5	4	3	2	1	
D									D
C									C
B									B
A									A
8	7	6	5	4	3	2	1		

INTERNAL ONLY

BPAGE DRAWING


sky_x_mod.GND
Wed Jun 03 11:23:01 2015


		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: NA		Rev
Custom			V01
Date: Tuesday, September 26, 2017		Sheet 45	of 81


INTERNAL ONLY

BPAGE DRAWING


slky_y_mrd.GND
Wed Jun 03 11:23:01 2015

		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: NA		Rev
Custom			V01
Date: Tuesday, September 26, 2017		Sheet 45	of 81



		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: <AUDIO CODEC>	Rev	
Custom		V01	
Date:	Tuesday, September 26, 2017	Sheet	46 of 81

Speaker





INTERNAL ONLY


BPAGE DRAWING
sly_y_md.GND
Wed Jun 03 11:23:02 2015

		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: Speaker	Rev	
Custom			
Date:	Tuesday, September 26, 2017	Sheet	47 of 81

HEADSET JACK (Supports CTIA and OMTP headsets)

Important:
To ensure reliable headset detection for all fast/slow plug-in scenarios use a jack with the detect switch all the way at the end so that the switch is tripped only when the jack is plugged all the way in.




		Project: 330S-14&15
		Engineer: Luffy
Size: Custom	Title: <AUDIO_HEADSET>	Rev: V01
Date: Tuesday, September 26, 2017	Sheet: 48	of 81



	<<R_PAGE_TITLE>	7	6	5	4	3	2	1
D								
C								
B								
A								
	8	7	6	5	4	3	2	1

BPAGE DRAWING


shy_y_mrd +VCHG.49
Wed Jun 03 11:23:03 2015

		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: NA		Rev
Custom			V01
Date: Tuesday, September 26, 2017		Sheet 49 of 81	

EC controller




GFY
Charger
Thermal
Battery




20170718 yangzw genghuan


Project: 3305-14815	
Engineer: Luffy	
Size	Title: EMBEDDED CONTROLLER
Date	Created: September 26, 2017
Rev	Ver
01	01

Charger LED





SYS LED



		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: BUTTON & LED		Rev
Custom			V01
Date:	Tuesday, September 26, 2017	Sheet 51 of 81	



For PS8713A: VDD = 1.5V
For PS8713B: VDD = 3.3V



Equalizer control and program for channel A
3.3V tolerant. Internally pulled down at ~150KΩ
[A_EQ1, A_EQ0] ==
LL: program EQ for channel loss up to 9.5dB(default)
LH: program EQ for channel loss up to 13dB
HL: program EQ for channel loss up to 4.5dB
HH: program EQ for channel loss up to 7.5dB

Equalizer control and program for channel B
3.3V tolerant. Internally pulled down at ~150KΩ
[B_EQ1, B_EQ0] ==
LL: program EQ for channel loss up to 9.5dB(default)
LH: program EQ for channel loss up to 13dB
HL: program EQ for channel loss up to 4.5dB
HH: program EQ for channel loss up to 7.5dB


LFPS swing adjust.
3.3V tolerant. Internally pulled down at ~150KΩ.
TEST ==
L: Normal LFPS swing (default)
H: Turn down LFPS swing



Programmable output pre-emphasis level setting for channel A
3.3V tolerant. Internally pulled down at ~150KΩ
[A_DE1, A_DE0] ==
LL: 3.5dB de-emphasis
LH: No de-emphasis
HL: 2.7dB de-emphasis
HH: 5dB de-emphasis


Programmable output pre-emphasis level setting for channel B
3.3V tolerant. Internally pulled down at ~150KΩ
[B_DE1, B_DE0] ==
LL: 3.5dB de-emphasis
LH: No de-emphasis
HL: 2.7dB de-emphasis
HH: 5dB de-emphasis


		Project: 330S-14&15
		Engineer: Luffy
Size: Custom	Title: TYPE-C Switch	Rev: V01
Date: Tuesday, September 26, 2017	Sheet: 52 of 81	




20170718
yanzw
genhuan

		Project:	330S-14&15
		Engineer:	Luffy
Size	Title: TYPE-C CONN		Rev
Custom			V01
Date:	Tuesday, September 26, 2017		Sheet 53 of 81






Shielding



Holes




		Project: 330S-14&15	
Size: Custom		Engineer: Luffy	
Title: UART CONN & HOLE & CLIP		Rev: V01	
Date: Tuesday, September 26, 2017		Sheet 56 of 81	


EVT=>SIV

- No. Change details Change Reason
- 1 LID_INT_N change PU to +V3.3AL. EC need recognize LID in S5.
- 2 Change KBL_CONN Pin define. EVT CE not confirm the Pin define correct.
- 3 Change Touch PAD Pin define. Touch PAD SPEC update, add LID control Pin.
- 4 Change Keyboard power LED voltage to +V3.3AL. Synchronize with System LED.
- 5 Type C IC Pin.20 change to LDO_3V3. LDO_3V3 lose connection.
- 6 Install RS74,R537. Install for GPU.
- 7 remove DR3,DR4. unnecessary
- 8 Change USB2 solution. for support IV voltage
- 9 Add PU for SMB2_THM_CLK,DATA. lose SMB PU
- 10 remove C10026. unnecessary


61: DDR POWER SUPPLY




62: +V2P5U_VPP POWER SUPPLY




63: +1.0V_PRIM POWER SUPPLY






		Project: 330S-14&15	
		Engineer: Luffy	
Size	Title: NA		Rev
C			V01
Date: Tuesday, September 26, 2017		Sheet 64	of 81


65: +1.8V_PRIM POWER SUPPLY




66: CPU POWER SUPPLY





VDD POWER SUPPLY for M2-60







70: GPU POWER













Power Map










100MHz for P1-50


27MHz for M2-60



COMPONENTS SHOWN ARE EXAMPLES ONLY
AND ARE NOT NECESSARILY QUALIFIED



ASIC - TMDP (A/B)




ASIC - TMDP (C/D)



ASIC - TMDP (E)



 Shod三井		Project: 3305-14815	
Title: RESVD		Engineer: Luffy	
Size			Rev
D			001
Date: 2010.09.20		Drawn: BT	BT